


Fig.2



F i g. 4

		CpTmE	24Acs		
24bit _MODE	Я	1			
	V	1			
(1)	N	0			
16bit	R	0			
_MODE (0)	W	Ó			
	Z	0			
CpTmE24Acs = O					
When	CPU	111	is		

allowed to access

Fig.5

State machine for controlling access from CPU 111 to external memory 102 (case of writing)





Fig.6

Bus cycle switching in address-data switching section 13



1 6bit_MODE

L: access to low-order byte of 16 bits

H: access to
 high-order byte of
 16 bits

CPU: access from CPU

2 4bit_MODE

L: access to low-order byte of 24 bits

M: access to middle-order byte of 24 bits

H: access to high-order
 byte of 24 bits
CPU: access from CPU

-: no access

F i g. 7




Fig.8








Fig.9










	DSP2a	DSP2b	After	control	
R 1		R2	N	-	
	R1	W2	,N		
	R 1	N ,	Ŗ1		
W 1		R2	R2 N		
W 1		W2	N		
_	W1	N.	W 1		
	N	R2	R2		
	N	W2	W2		
	N	N	N		


R: read W: write N: no access

R1	W 1	EA	c I D
0	0	1	DSP2b
1	0	0	DSP2a
0	1	0	DSP2 a



	1	2	3	4	5	6	7	8	
DSP2a	R1	R1	N	N	W1	N	R 1	N	*****
DSP2b	N	N	R2	W2	N	N	N	N	
After control	R1	R1	R2	W2	W1	N	R1	N	111111

F i g. 17



F i g. 18

Ö





Fig. 19



F i g. 20

